Comparison of Parallel and Pipelined CORDIC algorithm using RCA and CSA

Diego Barragán Guerrero
FEEC - UNICAMP
Campinas, São Paulo, Brazil, 13083-852
+5519 9308-9952
diego@decom.fee.unicamp.br

Luís Geraldo P. Meloni
FEEC - UNICAMP
Campinas, São Paulo, Brazil, 13083-852
+5519 9778-1523
meloni@decom.fee.unicamp.br

Abstract—This paper presents an implementation of the CORDIC algorithm in digital hardware using two types of algebraic adders: Ripple-Carry Adder (RCA) and Carry-Select Adder (CSA), both in parallel and pipelined architectures. Analysis of time performance and resources utilization was carried out by changing the algorithm number of iterations. These results demonstrate the efficiency in operating frequency of the pipelined architecture with respect to the parallel architecture. Also it is shown that the use of CSA reduce the timing processing without significantly increasing the slice use. The code was synthesized using FPGA development tools for the Xilinx Spartan-3E xc3s500e family.

Index Terms—CORDIC, pipelined, parallel, RCA, CSA, trigonometric functions.

I. INTRODUCTION

In Digital Signal Processing with FPGA, trigonometric functions are used in many signal algorithms, for instance synchronization and equalization [12]. As a first approach, we can use Taylor series to approximate these functions, then the problem is to cut down into a series of multiplication and addition operations, but the program is complex and the consumption of resources is high, which is not very convenient. A more effective method to solve this problem is based on Coordinate Rotation Digital Computer (CORDIC). The CORDIC algorithm provides an iterative method for performing vector rotations by arbitrary angles using only shifts and adds [13]. CORDIC based VLSI architectures are very attractive alternatives to the architectures based on conventional multiply-and-add hardware for an extensive variety of DSP algorithms.

In this article, we present a FPGA implementation of CORDIC algorithm employing two class of adders (RCA and CSA) and two types of architectures (parallel unrolled and pipelined). By taking use of EDA Xilinx tools and hardware description language VHDL, the algorithms were implemented and verified.

II. CORDIC ALGORITHM PRINCIPLE

CORDIC is a versatile algorithm to compute a wide range of operations including logarithmic, hyperbolic, linear, and trigonometric functions [3]. The CORDIC algorithm provides an iterative method for performing vector rotations or a vector translation by arbitrary angles using only shifts and adds. The algorithm has two modes of operation: the rotational mode (RM) where the vector \((x_i, y_i)\) is rotated by an angle \(\theta\) to obtain a new vector \((x_N, y_N)\), and the vectoring mode (VM) in which the algorithm computes the modulus \(R\) and phase \(\alpha\) from the x-axis of the vector \((x_0, y_0)\). The basic principle of the algorithm is shown in Figure 1.

The CORDIC algorithm, executed by a finite number of \(N\) micro-rotations indexed by \(i = 0: N-1\), was originally described for a circular coordinate system [9], then the algorithm was extended to linear and hyperbolic systems and described briefly in the following set of equations [14].

\[
x_{i+1} = x_i - m_i d_i 2^{-i} y_i \quad (1)
\]
\[
y_{i+1} = y_i + d_i 2^{-i} x_i \quad (2)
\]
\[
z_{i+1} = z_i - \alpha_i d_i \quad (3)
\]
\[
\alpha_i = \begin{cases} 2^{-i}, \text{Linear} & \tan^{-1}(2^{-i}), \text{Circular} \\ \end{cases} \quad (4)
\]
\[
d_i = \begin{cases} \text{sign}(y_i), & \text{for VM} \\ \text{sign}(z_i), & \text{for RM} \end{cases} \quad (5)
\]

By choosing appropriate values for the parameters \(m\) and \(\alpha_i\), we can select the different coordinate systems. When \(m = 0, 1\) or \(-1\), and the values of \(\alpha_i\) are \(\tan^{-1}(2^{-i})\), \(2^{-i}\), or \(\tanh^{-1}(2^{-i})\) the algorithm operates in linear, circular, and hyperbolic coordinate systems, respectively, which provides the following result for rotation mode.

![CORDIC: RM and VM.](image)
\[ x_n = A_n [x_0 \cos z_0 - y_0 \sin z_0] \] (6)
\[ y_n = A_n [y_0 \cos z_0 + x_0 \sin z_0] \] (7)
\[ z_n = 0 \] (8)
\[ A_n = \prod_{i=0}^{n} \sqrt{1 + 2^{-2i}} \] (9)

And for vectoring mode,
\[ x_n = A_n \sqrt{x_0^2 + y_0^2} \] (10)
\[ y_n = 0 \] (11)
\[ z_n = z_0 + \tan^{-1}\left(\frac{y_0}{x_0}\right) \] (12)
\[ A_n = \prod_{i=0}^{n} \sqrt{1 + 2^{-2i}} \] (13)

In both cases, the rotation algorithm has a gain of \( A_n \) that depends on the number of iterations.

III. PARALLEL, PIPELINED, RCA AND CSA ARCHITECTURES

A. Parallel and pipelined architectures

CORDIC is an iterative algorithm that has the same components at each step of pseudo-rotation: three algebraic adders, two shifters, one inverter and a LUT containing the value of \( \alpha_i \).

Parallel architecture, showed in Figure 2, results in two significant simplifications. First the shifters are each a fixed shift, which means that they can be implemented by wiring. Second, the lookup values for the angle accumulator are distributed as constants to each adder in the angle accumulator chain. Those constants can be hardwired instead of using storage space. The need for registers is also eliminated, making the unrolled processor strictly combinatorial. However, in order to measure the operating frequency of the architecture, a register was added for the input and output of the circuit.

The parallel architecture is easily pipelined by inserting registers between every iteration step. In the case of most FPGA architectures there are already registers present in each logic cell, so the addition of the pipeline registers has no additional hardware cost [2]. A pipelined design conceptually works very similar to an assembly line in that the raw material or data inputs enter the front end, they pass through various stages of manipulation and processing, and then exist as a finished products or data outputs. The beauty of pipelined design is that new data can begin processing before the prior data has finished. Pipelines are used in nearly all very-high-performance devices [7]. Figure 3 show pipelined architecture.

B. RCA and CSA architectures

Because the CORDIC algorithm needs to perform a binary sum several times throughout the process, we have implemented two types of adders in order to quantify the effect on processing time and resource consumption of the FPGA. While Ripple-Carry Adders (RCA) have the most compact design \( (O(n) \text{ area}) \) among all types of adders, they are the slowest types of adders \( (O(n) \text{ time}) \). On the other hand, Carry Look-ahead Adder (CLA) are the fastest adders \( (O (\log(n)) \text{ time}) \), but they are the worst from the area point of view.
The Ripple-Carry Adder (RCA) and the Carry-Select Adder (CSA) have been considered as a compromise solution between RCAs and CLAs ($O(\sqrt{n})$ time and $O(2n)$ area) because they offer a good tradeoff between the compact area of RCA and the short delay of CLA [1]. Thereby, the architectures were chosen are Ripple-Carry Adder and Carry-Select Adder [5] [11]. Figure 4 present RCA architecture.

![Fig. 4. Ripple Carry Adder.](image)

The Ripple-Carry Adder is composed of a chain of full adders with length $n$, where $n$ is the length of the input operands. The following boolean expressions describe the full adder:

$$ p = a \oplus b $$ (14)

$$ g = a \cdot b $$ (15)

Where $\oplus$ is exclusive OR and $\cdot$ represent AND operation and where $a$ and $b$ are the input operands and $p$ and $g$ are the propagate and generate signals respectively. Carry is propagated if $p$ is high or is generated if $g$ is high.

Thus, the sum $S$ and carry out $C_o$ signals can be expressed as [10]:

$$ S = a \oplus b \oplus C_i = p \oplus C_i $$ (16)

$$ C_o = g + p \cdot C_i $$ (17)

The addition and subtraction operations can be combined into one circuit with one common binary adder by including an exclusive OR gate with each full adder. A four bit adder subtractor circuit is shown in Figure 5. The mode input $M$ controls the operation. When $M=0$, the circuit is an adder, and when $M=1$, the circuit becomes a subtractor. Each exclusive OR gate receives input $M$ and one of the inputs of Y. When $M=0$, we have $Y \oplus 0 = Y$. The full adders receive the value of $Y$, the input carry is 0, and the circuit performs $X$ plus $Y$. When $M=1$, we have $Y \oplus 1 = Y'$ and $C_0 = 1$. The $Y$ inputs are all complemented and a 1 is added through the input carry. The circuit performs the operation $X$ plus the 2's complement of $Y$ [8].

![Fig. 5. Carry Select Adder.](image)

### IV. Implementation and Results

In order to verify the results, a Matlab simulation of the CORDIC algorithm was realized. All implementations were designed in VHDL using ISim simulator and ISE environment. The previous circuits have been synthesized for an Xilinx Spartan 3E device, which characteristics are presented in Table I.

<table>
<thead>
<tr>
<th>Property Name</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Top-Level Source Type</td>
<td>HDL</td>
</tr>
<tr>
<td>Family</td>
<td>Spartan3E</td>
</tr>
<tr>
<td>Device</td>
<td>xc3s500e</td>
</tr>
<tr>
<td>Package</td>
<td>FG184</td>
</tr>
<tr>
<td>Speed</td>
<td>-4</td>
</tr>
<tr>
<td>Synthesis Tool</td>
<td>XST (VHDL/Verilog)</td>
</tr>
<tr>
<td>Simulator</td>
<td>Isim (VHDL/Verilog)</td>
</tr>
<tr>
<td>Preferred Language</td>
<td>VHDL</td>
</tr>
<tr>
<td>VHDL Source Analysis Standard</td>
<td>VHDL-93</td>
</tr>
</tbody>
</table>

The input vector was generated in order to cover all four quadrants and normalize to have a unit magnitude, so the fixed-point format is $A(1,6)$ in the case of 8 bit input [15]. Since
the range of convergence of CORDIC is limited from $-\pi/2$ to $\pi/2$, every input vector is rotated by $\pm \pi/2$ (added to the input phase), moving each vector to the first and fourth quadrant in order to extend that range. In the case of CSA, block division adders was half the size of the input bits. Because final result of the algorithm is multiplying with a scaled factor K, every input is pre-divided by $1/K$. The Figure 6 show the ISim output results.

![Fig. 6. Simulate Behavioral Model.](image)

The Figure 7 show that the pipelined architecture has a smaller processing time that is approximately 12 times smaller, regardless of the adder type implemented. The use of CSA adder reduces the operation time in 13.2% using 16 iterations for the case of parallel architecture and 19.12% for pipelined architecture. However, because the CSA adder employs twice adders more than RCA, the former employs 7.7% more slices than the second adder in a parallel architecture, and 20.9% higher for the pipelined architecture with 16 iterations and 16 binary bits per word.

![Fig. 7. Processing time and number of slices used.](image)

V. CONCLUSIONS

The trade-off of resources/speed will determine the approach to be chose in design the CORDIC algorithm in a FPGA. Adding register layers improves timing by dividing the critical path into several paths of smaller delay. Insertion of registers between each iteration produces a faster computing results, however the outcome value is available after N clock cycles since the first data input, while the parallel architecture will prompt the result after one clock cycle. The number of slices used in both architectures does not change in the same way that the processing time, because each slice has registers that can be used to design a pipelined architecture [4]. The use of CSA improve the timing of the circuit without significantly increasing the use of FPGA slices.

REFERENCES